## Multiphysics Simulation of EM and Thermal Side-Channels with ML-based Auto-POI Identification

Norman Chang, Ansys Fellow

Chief Technologist of Electronics, Semiconductor, and Optics BU

CAD4Security Workshop

DAC, 2022





- Background of EM and thermal side-channel analysis
- Simulation challenges and identification of POIs for EM side-channel analysis
- Simulation challenges and identification of POIs for thermal side-channel analysis
- Conclusion



## Electromagnetic Side-Channels – A Serious Data Leakage Problem

**Unintentional but evitable data leakage** from EM emission of microelectronics

- A wide range of products being vulnerable
- Very difficult to mitigate even with power side-channel countermeasures
- Actually, very complicated to understand and hard to point out location weaknesses



# For the second secon





https://www.proteantecs.com/

https://www.moortec.com/dts/





Mohammad A. Faruque, et al, "Forensics of Thermal Side-Channel in Additive Manufacturing Systems", CECS Technical Report, University of California, Irvine, 2016

N. Asadi, "Physical Assurance and Inspection of Electronics", HOST, 2020

- Thermal threat modeling by on-chip thermal sensors and thermal imagers are drawing more attention
  - o Distributed on-chip thermal sensors (junction temperature level) accessible from JTAG ports as available from ProteanTecs and Moortec, etc.
  - Sophisticated thermal imagers can measure top metal layer(s) temperature with high resolution
  - Attack surface becomes broader for 3DICs including chip-to-chip communication in chiplet-based and heterogeneous 3DIC architectures
  - o The chip temperature profile becomes a noticeable leakage data of the 3DIC chip-package system

### Side-channel Leakage Analysis (SCLA) in Design Flow



## Fast RTL Power Side-Channel Simulation is Essential



Test cases	cycles	Test vectors	cell count	Peak memory	Total Runtime
Design 1 – unprotected AES	16M	1M	13k	5 GB	3 min
Design 1 – protected AES (with differential power rail)	27M	1M	24k	10 GB	4 min
Design 2 – protected AES (with masking countermeasure)	432M	2M	50k	64 GB	3 hours
Design 3 – ECC (public key crypto with constant-time Montgomery ladder)	1B	1k	64k	16 GB	5 hours

No leakage at RTL/Gate level does not mean no leakage at layout-level due to implementation

"RTL Design Security Verification for Resisting Power Side-channel Analysis", K. Monta, M. Nagata, L. Lin, J. Wen, P. Gupta, N. Chang, Design Track, DAC 2022





- Background of EM and thermal side-channel analysis
- Simulation challenges and identification of POIs for EM side-channel analysis
- Simulation challenges and identification of POIs for thermal side-channel analysis
- Conclusion



## Layout-level Power-noise Simulation with Virtual Probes



- Cell in design with pre-characterized dynamic power-noise model
  - Cell current IO(t) and I1(t) is controlled by stimuli (e.g., VCD)
  - Slew/Load/voltage conditions included
  - Decap/device cap impact included
- Extraction of on-chip power distribution network (PDN)
- Virtual probes P0/P1 can be inserted at any XY location, any metal layer, to simulate power-noise side-channel traces



# EMAG Solver

- On-die current modeled as electrical dipoles
- Near-field magnetic traces in time domain: EM side-channel traces
- Substrate impact is ignorable based on HFSS simulation





## EM SCLA Movie for Transient EM Heatmap and SMTD

- EM field heatmap helps assess feasibility to measure leakage, but does not capture key disclosure
- The leakiest power side-channel location to disclose keys can be very different from EM location
- Fixing power side-channel leakage may not fully eliminate EM side-channel leakage



L. Lin, D. Selvakumaran, D. Zhu, N. Chang, C. Chow, M. Nagata, K. Monta, "Fast and Comprehensive Simulation Methodology for Layout-Based Power-Noise Side-Channel Leakage Analysis," IEEE International Symposium on Smart Electronic Systems, best paper, 2020.



## ML-based Auto-POI Identification

- Given a set of EM simulation traces at thousands of observation points, <u>machine-learning based auto</u> <u>POI</u> (point-of-interest) is a viable approach to reach key disclosure result
- Optimized flow shows much faster and scalable runtime over the traditional T-score and correlationbased statistical approach to disclose secret key bytes





No dependency on the crypto block design

# Auto-POI Initial Filtering

- Goal
  - Efficiently and effectively find the initial vulnerable POIs from the original EM maps.

#### Steps

- Apply Laplacian filters in order to recover the original map without losing accuracy.
- Calculate the standard deviation (STD) of every tile among all the traces.
- Select top 100 ranked in the STD as inputs for the subsequent localized weighted model.







A typical example of an EM trace/map before and after the Laplacian filter.

The locations of top 100 ranked in the STD



## Localized Weighted Model Training

Goal

Find the most leakage tiles for each byte.

Steps

- Use 100 POIs as inputs to output the probability of the correct key for each byte.
- Rank the most leakage probes for each byte by analyzing the incoming weights from single neuron in the hidden layer.

 $probability = prediction[Sbox(keyi) \oplus plaintext]$ 



The structure of the localized weighted neural network



# Global Model Training

- Goal
  - Obtain better performance by a global model to identify all the bytes simultaneously

Steps

- Build global model based on MMoE and with DNN on individual byte
- Concatenate features from the EMAG probes centered on the most vulnerable leakage POIs as input.



# Structure of the global model based on MMoE for key disclosure of 16 bytes simultaneously from EM traces

Lin, L., Zhu, D., Wen, J., Chen, H., Lu, Y., Chang, N., Chow, C., Shrivastav, H., Chen, C.W., Monta, K. and Nagata, M., "Multiphysics Simulation of EM Side-Channels from Silicon Backside with ML-based Auto-POI Identification", best paper, HOST, 2021.



## Silicon Correlation Study

- Simulation gives sharp resolution while merging into 9 measurement regions.
- Correlating the design weakness regions: unprotected AES crypto core area and ring side metal
- Simulation result uncovers additional leakage regions than silicon, which turns out to be caused by silicon noise from the package routing => noise modeling in simulation is very flexible





- Background of EM and thermal side-channel analysis
- Simulation challenges and identification of POIs for EM side-channel analysis
- Simulation challenges and identification of POIs for thermal side-channel analysis
- Conclusion



### Location-dependent Device Level Power/Thermal Profiles as Side-channel



Tile-based power map with  $10\mu$ mx $10\mu$ m resolution (left) and thermal profile (right) of a 4mmx3mm AES test chip with 800k instances

**Ansys** 

"ML-augmented Methodology for Fast Thermal Side-channel Emission Analysis", N. Chang, et al., ASP-DAC, 2021.

Fast ML-based Static Thermal Solver for On-chip Temperature Calculation for Repeated Plaintext/Key Patterns



"DNN-based Fast Static Thermal Solver", J. Wen, S. Pan, N. Chang, et al., IEEE SEMI-THERM and Nvidia GTC, 2020.



# Localized Weighted Model and Global Model Training

- After training, the POI with the largest weight is pretty close to the operating POI
- The POI with the largest weight is seen as the most vulnerable leakage POI



The 16 most leakage POIs identified by the localized weighted model

- Goal
  - Obtain better performance by a global model to identify all the bytes simultaneously
- Steps
  - Build global model based on MMoE
  - Concatenate features from the 3x3 10um x 10um patterns centered on the most vulnerable leakage POIs as input.



Structure of the global model based on MMoE

"Security Integrity Analytics by Thermal Side-Channel Simulation: an ML-Augmented Auto-POI Approach", J. Wen, N. Chang, et al., DesignCon, 2022.



# Conclusion

- A fast and accurate ML augmented multiphysics simulation platform with Auto-POI identification for EM and Thermal side-channel leakage analysis
- Identification of POIs are critical to assess the effectiveness of countermeasures for resisting both EM and Thermal side-channels
- Hardware security verification from backside is important for SoC and 3DIC designs
- Ansys security talks at DAC, 2022
  - "RTL Design Security Verification for Resisting Power Side-channel Analysis", K. Monta, M. Nagata, L. Lin, J. Wen, P. Gupta, N. Chang, Design Track
  - "Emerging Opportunities in CAD for Security", N. Chang, in New Directions in Silicon Solutions
  - Power and EM side-channel solution demo at Ansys booth



# Acknowledgement

- Thanks to Lang, Jimin, Hua, Weike, Gang, Jerome, Thomas, Harsh, Bo, Ozgur, Sreeja, Kayhan, Preeti, Akhilesh, Calvin, Ying, Youlin, and Gary for many discussions of side-channel and fault injection simulations
- Thanks to Nagata-san and Monta-san of Kobe University for RTL and Iayout-level power/EM side-channel discussion
- Thanks to Nitin, Henian, Farimah, and Mark of UFL for laser FI discussion
- Thanks to Gary, David, and Roger of NTU for thermal/FI ML discussion
- Also thanks to AFRL for the support of IDEAS project on power and EM SCLA



> Defense Advanced Research Projects Agency > DARPA Toolbox Initiative – Ansys

#### DARPA Toolbox Initiative – Ansys

Ansys - Contact information - Ed Dodd, Director, Army Programs





