



# SoC Security: Making a Case for Automation

Beau Bakken


[www.caspiatechnologies.com](http://www.caspiatechnologies.com)



# SoC Security



# SDL: Security Development Life-cycle



# Solutions




**Protect the IP**



**Protect the Assets**




**Protect the Lifecycle**



# Protecting Hardware IPs



# Insecure Design / Manufacturing Flow



## Insider IP Theft

**What:** Insiders get easy access to the IP

**Where:** Design flow

## Overproduction

**What:** More chips are produced than agreed upon

**Where:** Fabrication facilities

## Leaked Design File

**What:** Design ends up in hands of an unauthorized entity


**Where:** Rogue employee, outside hacker, compromised software, foundry

## Reverse Engineering

**What:** Chip is reversed engineered, and the design IP is extracted

**Where:** Customer

# IPPx: Structural and Functional Locking



- Fetches seed for LFSR
- Controls other modules


- Dynamically generates obfuscation key (LFSR)

- Prevents unscrambled data from scanned out

- Scrambles scan-in and scan-out patterns

- Locks function by creating black holes forced vis scan chain

# IPPx: Test Access Control




- Scan locking obfuscates the input/output shifted through DFT
- Only authorized users know the key to decrypt the values

Content	Unlocked Design	Locked Design
Pattern Shifted In	1001	1001
Values delivered to IP	1001	1100
Values from IP	0101	0001
Pattern Shifted Out	0101	0110

Transformation only authorized users will know



# IPPx: Watermarking



**Definition:** Altering a piece of data to embed identifying information

**Goal:** Provide proof of ownership

- Uniquely identify IP cores to deter IP piracy
- Trace pirated IPs back to their source

**Principals:**

- Not easily perceivable
- Hard to remove by adversary
- Easy to identify for the author
- Challenge-Response function is secret

# Protecting Assets




# Security Assets

**Asset: A resource of value worth protecting from an adversary**

## Security Assets in SoCs:

- ▶ On-device keys (developer/OEM)
- ▶ Device configuration
- ▶ Manufacturer Firmware
- ▶ Application software
- ▶ On-device sensitive data
- ▶ Communication credentials
- ▶ Random number or entropy
- ▶ E-fuse,
- ▶ PUF, and more...



Source: Intel

# Protect Assets: Strong Algorithms, Weak Implementation

**Strong  
Algorithm &  
Architecture**



**Weak  
Implementation &  
Execution**



**Algorithms, architectures, and policies could be impacted  
by design methods that do not understand Security!**

# The Rise of Fault Injection

## Chip.Fail - Glitching the Silicon of the Connected World

### BYPASSING SECURE BOOT USING FAULT INJECTION

### MINimum Failure - Stealing Bitcoins with Electromagnetic Fault Injection

#### NVIDIA Confirms Voltage Glitch Attack Vulnerability on Tesla Autopilot

#### CLKSCREW

Exposing the Perils of Security-Oblivious Energy Management

#### IDENTIFICATION



#### PAYMENT COMMUNICATION



#### MULTIMEDIA








...



...

# Fault Injection Techniques





# Existing Countermeasures




## Intrusion Detection

- Example – Sensors
- Disadvantages:
  - Large overhead impact
  - Not localized to specific security feature



## Error Detection

- Example – Hardware/time redundancy
- Disadvantages:
  - Large overhead (area/time)
  - Not localized to specific security feature





# AFix: Protect Security Properties



**Security Properties:** Behaviors that must be implemented to maintain security of the design

- **Example SP:** Done signal should not be raised early during AES encryption

AES Design







# Side-Channel Analysis


Side-channel analysis is a *powerful attack*

'Hertzbleed' Side-Channel Attack Threatens Cryptographic Keys for Servers

DARKReading



Timing



# SCMx: Power Side-Channel Assessment

- Early design-stage assessment (RTL) allows greatest flexibility for protection
- Need for metrics to drive design enhancements

## Power Profiling


Simulate the design given different inputs



Extract certain parameters to calculate power distribution




Assess potential correlation between the design and power consumption




# Protecting Lifecycle

# Device-to-System




## Blockchain | Network Types




## IC Authentication




## PCB Authentication



## Subsystem Authentication




## Hardware & Firmware Self Authentication





# Metrics throughout SDL



Metric at IP-level tends to change while traversing through the design stages to the Platform in Silicon

# Recommendation

# Recommendation

- Comprehensive Hardware Vulnerability Database
- Designed-in security Standards
  - Metrics, Standards
- Design with life cycle in mind
  - Device → Systems
  - Traceability & provenance
- Hardware Upgrade → Zero day
- Automation
  - Reduce complexity & cost





**Caspia is hiring!**

**[careers@caspiatechnologies.com](mailto:careers@caspiatechnologies.com)**



[www.caspiatechnologies.com](http://www.caspiatechnologies.com)



[www.linkedin.com/company/caspia-technologies](http://www.linkedin.com/company/caspia-technologies)