






# The Role of Formal Verification in Security Assurance

Dan Benua  
July 2022

# Formal Verification – Hardware Security



- Exhaustive formal verification can eliminate unspecified behaviors that hackers could exploit.
- Formal is exceptional at finding corner case behaviors, even when exhaustive proofs of correctness are not possible at system-level scale.
- Jasper's specialized apps can be applied to specific known security vulnerabilities and provide results with greater efficiency or completeness compared to alternative methodologies




# State Space View of Security


Potential States and State Sequences




# State Space View of Security




# State Space View of Hardware Security




# State Space View of Hardware Security



# State Space View of Hardware Security



# State Space View of Hardware Security





# Hardware Bugs – Security Vulnerabilities

- State Machine Deadlock
- Buffer Overflow
- Incorrect Register Access
- Unexpected X-propagation
- Bus Protocol Violation
- Improper ECO Implementation

# Hardware Bugs – Security Vulnerabilities

- State Machine Deadlock
- Buffer Overflow
- Incorrect Register Access
- Unexpected X-propagation
- Bus Protocol Violation
- Improper ECO Implementation
- Denial of Service

# Hardware Bugs – Security Vulnerabilities

- State Machine Deadlock
- Buffer Overflow
- Incorrect Register Access
- Unexpected X-propagation
- Bus Protocol Violation
- Improper ECO Implementation
- Denial of Service
- Data Corruption, Unexpected Control Flow

# Hardware Bugs – Security Vulnerabilities

- State Machine Deadlock
- Buffer Overflow
- Incorrect Register Access
- Unexpected X-propagation
- Bus Protocol Violation
- Improper ECO Implementation
- Denial of Service
- Data Corruption, Unexpected Control Flow
- Secure Data Leakage or Corruption

# Hardware Bugs – Security Vulnerabilities

- State Machine Deadlock
- Buffer Overflow
- Incorrect Register Access
- Unexpected X-propagation
- Bus Protocol Violation
- Improper ECO Implementation
- Denial of Service
- Data Corruption, Unexpected Control Flow
- Secure Data Leakage or Corruption
- Data Corruption, Unexpected Control Flow

# Hardware Bugs – Security Vulnerabilities

- State Machine Deadlock
- Buffer Overflow
- Incorrect Register Access
- Unexpected X-propagation
- Bus Protocol Violation
- Improper ECO Implementation
- Denial of Service
- Data Corruption, Unexpected Control Flow
- Secure Data Leakage or Corruption
- Data Corruption, Unexpected Control Flow
- Data Corruption

# Hardware Bugs – Security Vulnerabilities

- State Machine Deadlock
- Buffer Overflow
- Incorrect Register Access
- Unexpected X-propagation
- Bus Protocol Violation
- Improper ECO Implementation
- Denial of Service
- Data Corruption, Unexpected Control Flow
- Secure Data Leakage or Corruption
- Data Corruption, Unexpected Control Flow
- Data Corruption
- Vulnerability Insertion

# Jasper: Formal Verification Platform

Solve **specific verification problems** with targeted Jasper Apps

Highly interactive **formal debug** transforms to fit the App

The grid contains the following Jasper Apps:

- Formal Property Verification App
- SuperLint (AFL) App
- DESIGN Design Coverage Verification App
- Sequential Equivalence Checking App
- X-Propagation Verification App
- CSR Control/Status Register Verif. App
- Connectivity Verification App
- UNR Coverage Unreachability App
- Clock Domain Crossing App
- Functional Safety Verification App
- Low Power Verification App
- Security Path Verification App

The screenshot shows the 'Trace' window in ActiveDesign. It displays a timing diagram for 'AHB WRITE at port 0' with signals like HADDR0, HBURST0, HREADYin0, HSELO, HTRANS0, HWRITE0, and HWDATA0. A tooltip explains that the AHB write is observed at port 0, with the address in the first cycle and data in the second. On the right, there are panels for 'Visualize Recipe', 'Trace Length Options', 'Visualization Constraints', and 'Indexed Behaviors'.

Broad **formal engine** and infrastructure

Assertion Based Verification IPs for AMBA and other common protocols

Programmable Interface via TCL

ProofGrid™ Manager assigns best engine for task



# CWE Mapping to Formal Apps

CWE	Description	Formal App
1245	Improper Finite State Machines (FSMs) in Hardware Logic	<b>Superlint</b>
1247	Missing or Improperly Implemented Protection Against Voltage and Clock Glitches	<b>CDC</b>
1271	Uninitialized Value on Reset for Registers Holding Security Settings	<b>XProp</b>
1263	Improper Physical Access Control	<b>SPV</b>
1282	Assumed-Immutable Data is Stored in Writable Memory	<b>SPV</b>
1258	Exposure of Sensitive System Information Due to Uncleared Debug Information	<b>SPV</b>
1330	Remanent Data Readable after Memory Erase	<b>SPV</b>
1231	Improper Implementation of Lock Protection Registers	<b>CSR</b>
1234	Hardware Internal or Debug Modes Allow Override of Locks	<b>CSR</b>
1283	Mutable attestation or measurement reporting data	<b>CSR</b>
1242	Inclusion of undocumented features	<b>CSR</b>
1234	Failure to Disable Reserved Bits	<b>CSR</b>
1258	Exposure of Sensitive System Information Due to Uncleared Debug Information	<b>FPV and SPV</b>
1262	Improper Access Control for Register Interface	<b>FPV</b>
1261	Improper Handling of Single Even Upsets	<b>FSV</b>

# Why Formal?


- Exhaustive (in some cases!)
- Exposes Specification Gaps and Ambiguities
- Natural Emphasis on Negative Testing (Counter-Examples)
- Tight Integration of Functional and Security Verification
- Ability to model taint propagation

# Why Formal?

- Exhaustive (in some cases!)
- Exposes Specification Gaps and Ambiguities
- Natural Emphasis on Negative Testing (Counter-Examples)
- Tight Integration of Functional and Security Verification
- Ability to model taint propagation

But What About Capacity?

# Cadence Security Verification Solution and Partners



# Conclusions

- Formal is a key component of hardware security verification
- Security verifications start with basic functional verification and focusses on negative testing.
- Formal must be integrated with other components of the security verification environment.
- If formal is used early in design bring-up it can set the stage for later focused vulnerability analysis.



# cādence®

© 2022 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at <https://www.cadence.com/go/trademarks> are trademarks or registered trademarks of Cadence Design Systems, Inc. Accellera and SystemC are trademarks of Accellera Systems Initiative Inc. All Arm products are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All MIPI specifications are registered trademarks or service marks owned by MIPI Alliance. All PCI-SIG specifications are registered trademarks or trademarks of PCI-SIG. All other trademarks are the property of their respective owners.