• Skip to main content
  • Skip to header right navigation
  • Skip to site footer
CAD4Security

CAD4Security

CAD4Security

  • Home
  • Contests
  • Technical Events
  • Outreach
  • CAD Tools
  • SoC Vulnerability Database
  • Trainings
  • News
  • Special Calls
  • Sponsors
  • Call For Contributions

TDC Implementation: Time-to-Digital Converter Implementation

You are here: Home / CAD Tools / Side Channel Analysis / TDC Implementation: Time-to-Digital Converter Implementation

Tool Name

TDC Implementation: Time-to-Digital Converter Implementation

CAD for

Integrated Logic Analyzer

Description

A general purpose TDC implementation, whose purpose of the implementation is to track any delay changes in the platform used. This delay may occur due to additional program running, external changes/attacks Glitch attacks, external EM attacks, etc. on the platform.

The implementation consists of the files, such as initial delay (the num value needs to be calibrated to achieve a curve with similar TDC values), observable delay, clock divider, and encoder.

More Info

tool link

Publications/References

Contacts

Farimah Farahmandi | University of Florida

Md Rafid Muttaki | University of Florida

CAD4Security

Navigation

EVENTS
CAD TOOLS
SPECIAL CALLS
CONTACT US




Copyright © 2022