• Skip to main content
  • Skip to header right navigation
  • Skip to site footer
CAD4Security

CAD4Security

CAD4Security

  • Home
  • Contests
  • Technical Events
  • Outreach
  • CAD Tools
  • SoC Vulnerability Database
  • Trainings
  • News
  • Special Calls
  • Sponsors
  • Call For Contributions

Chapter 10: Logic Locking

You are here: Home / Trainings / Hardware Security Lab (HSL) / Chapter 10: Logic Locking

Chapter 10

Logic Locking Insertion and Assessment

Logic locking is a design concealment mechanism for protecting the IPs integrated into modern System-on-Chip (SoC) architectures from a wide range of hardware security threats at the IC manufacturing supply chain. Logic locking primarily helps the designer to protect the IPs against IP theft/piracy, tampering, counterfeiting, reverse engineering, and overproduction, and unauthorized activation. In this chapter, we demonstrate different logic locking techniques graphically in a sample circuit. In particular, this chapter can help a reader to better understand the concept of logic locking, different logic locking techniques, experimental implementation of different logic locking techniques, perform security analysis using satisfiability-based attack, and verification of the logic locked circuit with the original circuit.

download chapter files

CAD4Security

Navigation

EVENTS
CAD TOOLS
SPECIAL CALLS
CONTACT US




Copyright © 2022