• Skip to main content
  • Skip to header right navigation
  • Skip to site footer
CAD4Security

CAD4Security

CAD4Security

  • Home
  • Contests
  • Technical Events
  • Outreach
  • CAD Tools
  • SoC Vulnerability Database
  • Trainings
  • News
  • Special Calls
  • Sponsors
  • Call For Contributions

Chapter 5: Hardware Trojan Insertion

You are here: Home / Trainings / Hardware Security Lab (HSL) / Chapter 5: Hardware Trojan Insertion

Chapter 5

Hardware Trojan Insertion

A Hardware Trojan is a malicious addition or modification of an integrated circuit (IC) which could be inserted at arbitrary stages in the design and fabrication cycle to compromise the security of entire system. In this chapter, readers will gain hands on experience in the hardware Trojan insertion. Readers will learn how a typical hardware Trojan-inserted AES (advanced encryption standard) cryptographic implementation is implemented at RTL (register-transfer level) and triggered through bitstream tampering on an FPGA platform. Also, we demonstrate how to detect the malicious functionality with security property verification methods and present approaches to insert and detect malicious logics on an FPGA device, respectively.

Download chapter files

CAD4Security

Navigation

EVENTS
CAD TOOLS
SPECIAL CALLS
CONTACT US




Copyright © 2022