• Skip to main content
  • Skip to header right navigation
  • Skip to site footer
CAD4Security

CAD4Security

CAD4Security

  • Home
  • Contests
  • Technical Events
  • Outreach
  • CAD Tools
  • SoC Vulnerability Database
  • Trainings
  • News
  • Special Calls
  • Sponsors
  • Call For Contributions
  • Home
  • Contests
  • Technical Events
  • Outreach
  • CAD Tools
  • SoC Vulnerability Database
  • Trainings
  • News
  • Special Calls
  • Sponsors
  • Call For Contributions

Chapter 8: Power Side-Channel Analysis on AES

You are here: Home / Trainings / Hardware Security Lab (HSL) / Chapter 8: Power Side-Channel Analysis on AES

Chapter 8

Power Analysis Attacks on AES

A side channel attack does not exploit the mathematical properties of the cipher. Instead, it targets the implementations, where processed data may be leaked e.g., through power consumption or electromagnetic radiation. Correlation power analysis (CPA) is the most popular and powerful type of power analysis attacks against cryptographic modules. An attacker exploits the correlation between the power consumed by the device and the data generated during computation. In this chapter, we present a correlation power analysis attack conducted on AES encryption algorithm implemented on Xilinx FPGA and demonstrate how to derive a secret key from AES step by step using CPA on FPGA.

Download chapter files

CAD4Security

Navigation

EVENTS
CAD TOOLS
SPECIAL CALLS
CONTACT US




Copyright © 2022