• Skip to main content
  • Skip to header right navigation
  • Skip to site footer
CAD4Security

CAD4Security

CAD4Security

  • Home
  • Contests
  • Technical Events
  • Outreach
  • CAD Tools
  • SoC Vulnerability Database
  • Trainings
  • News
  • Special Calls
  • Sponsors
  • Call For Contributions

Chapter 4: Recycled FPGA Detection

You are here: Home / Trainings / Hardware Security Lab (HSL) / Chapter 4: Recycled FPGA Detection

Chapter 4

Recycled FPGA Detection

Field-programmable gate arrays (FPGAs) have been extensively used in modern electronic systems because of their lower nonrecurring engineering and design costs, instant availability, high performance, and power benefits. Reports indicate that previously used or recycled FPGAs are infiltrating the electronics supply chain making the security and reliability of the critical systems and networks vulnerable. In this chapter, we discuss FPGA aging to understand the nature of recycled components and explained how to detect recycled FPGA with or without access to golden reference data using the exhaustive look-up-table (LUT) path delay characterization and also demonstrate how to distinguish new from used/recycled FPGAs by detecting partially used, fully used, and spare LUTs in FPGAs exhibiting different aging behaviors.

download chapter files

CAD4Security

Navigation

EVENTS
CAD TOOLS
SPECIAL CALLS
CONTACT US




Copyright © 2022